1/1 
|
1394 TI LLC-Atmel MCU interface query.
by Unknown on Jun 15, 2004 |
Not available! | ||
|
----- Original Message -----
From: suresh@microview-tech.com
Our project is IEEE 1394 based embedded visison system.
The main part of the project is now concentrated with the design and
developement of IEEE 1394 based industrial camera.
The camera is used for inspection of ICs,etc ..which can inspect around
2400ppm for a typican chip capacitor application.(Desired speeds are
indicated)
The camera consists of the following blocks:
1.Sensor which is a high-speed CMOS sensor capable of delivering 100
frames
persecond in the continuous mode.
2.SDRAM which is used for image storage.
3,FPGA which acts as sensor and SDRAM controller.
4.Microcntroller (AT91FR40162 = AT91R40008 +flash)
5. Linklayer controller (TI chipset -TSB12LV32)
6.Physical layer controller (TI chipset - TSB41AB1)
The problem now is in the firmware developement on the camera ..(flash
of
the camera)..
The present problem is in the developement of the firmware on the
camera to
achive the actual synchronization between the various blocks and hence
achieve the image transfers in the IEEE 1394 rates..
We are looking at :
1.Single shot mode
2. gray scale luminance ( 8 bit mono)
3. resolution of 640x 480 image.
4. according to the IIDC specs we would like to go for formats 7,6 and
2.modes for each format are wrt mono 8 bit per pixel modes.
We are successful wrt the reading of the LLC GPRs by the
microcontroller.
The Microcontroller unit is not able to write to the LLC registers.
After issuing the write commands if we try and read the same registers we
find that the registers are again in their default values.
Thus I mean to say,the microcontroller is not able to write to the LLC registers. Can you please suggest if there are any settings to be made that assist the
writing to the LLC registers(GPRs.)
We are using the following parametres to configure the CSR2 register which
goes to the LLC:
1.Data bus width:16 bits 2.Base address : 0x20000000 3.Data float time:0 4.Wait states: 5 cycles |
|||
1/1